## **DELPHION**



PRODUCTS

INSIDE DELPHION



My Account

\_\_\_\_

Search: Quick/Number Boolean Advanced Der

## The Delphion Integrated View

**Title:** JP05189383A2: MULTIPROCESSOR SYSTEM AND INTERFACE DEV

<sup>♥</sup>Country: JP Japan

Kina: A

§Inventor: FO

FOSTER DAVID J;

GARCIA ARMANDO;

PAssignee: INTERNATL BUSINESS MACH CORP <IBM>

News, Profiles, Stocks and More about this company

Published / Filed: 1993-07-30 / 1992-07-02

**♀**Application

JP1992000175248

Number:

Priority Number: 1991-07-22 <u>US1991000733517</u>

PURPOSE: To conne

PURPOSE: To connect an interface circuit to a system bus having a shared memory by providing the interface circuit with an input connected to a microprocessor device to receive an address

signal line and a control signal line.

CONSTITUTION: A global memory state machine of a processor buffered interface 22c receives inputs from a DMA controller and an inter-processor communication register. The control signal line from a local state machine is connected to a local memory 22b, and the control signal line from the global memory state machine is

control signal line from the global memory state machine is connected to a global bus 24 through a local processor card bus 32

and a universal bus interface 24. The global memory state machine generates a global memory address and a control signal

correspondingly to local processors 22a and 28a or in response to the operation of the DMA controller or the like.

CORVERCET: (C)4003 IBO

COPYRIGHT: (C)1993,JPO

**♥INPADOC** 

None

Get Now: Family Legal Status Report

Legal Status:

PDesignated DE FR GB

Country:

Show 3 known family members

**DERABS G93-046873** 









Nominate this

for the Gallery...



THOMSON

Copyright © 1997-2005 The Thoi

Subscriptions | Web Seminars | Privacy | Terms & Conditions | Site Map | Contact U